Shift Register

VHDL design for evey clock data input and output must i go?

Comments